

Formalizing SPARCV8 Instruction Set Architecture in Coq

Jiawei Wang¹ Ming Fu¹

Lei Qiao² Xinyu Feng¹

University of Science and Technology of China¹

Beijing Institute of Control Engineering²

October 24, 2017


Motivations



Motivations

Computer System

widely used in many safety critical areas



Motivations

Computer System



Operating System

widely used in many safety critical areas

implemented in C + assembly language

Motivations

Computer System



Operating System

widely used in many safety critical areas

implemented in C + assembly language



verified



not verified

Motivations

Computer System



Operating System



SpaceOS

widely used in many safety critical areas

implemented in C + assembly language



verified



not verified

C + **SPARCV8** assembly language

Motivations

Computer System



Operating System



SpaceOS

widely used in many safety critical areas

implemented in C + assembly language

verified


not verified

C + SPARCV8 assembly language


To verify SpaceOS, it is inevitable to formally verify the assembly code

Verification

Verification



Verification



Formalize a Language?

Formalize a Language?

- Syntax

$C ::= \text{while } e \text{ do } C \mid$

$\text{if } e \text{ then } C1 \text{ else } C2 \mid \dots$

Formalize a Language?

- Syntax

$C ::= \text{while } e \text{ do } C \mid$
 $\text{if } e \text{ then } C1 \text{ else } C2 \mid \dots$

- Machine State

$\text{state} ::= (M, \dots)$

Formalize a Language?

- Syntax

$C ::= \text{while } e \text{ do } C \mid$
 $\text{if } e \text{ then } C1 \text{ else } C2 \mid \dots$

- Machine State

$\text{state} ::= (M, \dots)$

- Operational Semantics

$(C, \text{state}) \rightarrow (C', \text{state}')$

Contributions

□ Modeling SPARCV8 ISA

- Syntax
- Machine State
- Operational Semantics

Contributions

□ Modeling SPARCV8 ISA

- Syntax
- Machine State
- Operational Semantics

□ Properties of the Model

- Determinacy Property
- Isolation Property

Contributions

□ Modeling SPARCV8 ISA

- Syntax
- Machine State
- Operational Semantics

□ Properties of the Model

- Determinacy Property
- Isolation Property

□ Verifying a Window Overflow Trap Handler

Contributions

□ Modeling SPARCV8 ISA

- Syntax
- Machine State
- Operational Semantics

□ Properties of the Model

- Determinacy Property
- Isolation Property

□ Verifying a Window Overflow Trap Handler

□ In Coq (11,000 lines of code)


Challenges



Challenges

SPARCV8 has the following unique mechanisms:

- ❑ Delayed-transfer instruction
- ❑ Register windows



Example: Add Three Variables

caller:

```
mov    1,    %o0
```

```
mov    2,    %o1
```

```
call   sum3
```

```
mov    3,    %o2
```

```
...
```

sum3:

```
save   %sp, -64, %sp
```

```
add    %i0, %i1, %l7
```

```
add    %l7, %i2, %l7
```

```
ret
```

```
restore %l7, 0, %o0
```

Example: Add Three Variables

caller:

```
mov    1,    %o0
```

```
mov    2,    %o1
```

```
call   sum3
```

```
mov    3,    %o2
```

```
...
```

place the argument 3

place the arguments 1 and 2

call sum3

sum3:

```
save   %sp, -64, %sp
```

```
add    %i0, %i1, %l7
```

```
add    %l7, %i2, %l7
```

```
ret
```

```
restore %l7, 0, %o0
```

Example: Add Three Variables

caller:

```
mov    1,    %o0
```

```
mov    2,    %o1
```

```
call   sum3
```

```
mov    3,    %o2
```

```
...
```

sum3:

```
save   %sp, -64, %sp
```

```
add    %i0, %i1, %l7
```

```
add    %l7, %i2, %l7
```

```
ret
```

```
restore %l7, 0, %o0
```

Example: Add Three Variables

caller:

```
PC → mov    1,    %o0
nPC → mov    2,    %o1
      call   sum3
      mov    3,    %o2
      ...
```

sum3:

```
      save   %sp, -64, %sp
      add    %i0, %i1, %l7
      add    %l7, %i2, %l7
      ret
      restore %l7, 0, %o0
```


Example: Add Three Variables

caller:

```
mov 1, %o0
```

PC

```
mov 2, %o1
```

nPC

```
call sum3
```

```
mov 3, %o2
```

...

sum3:

```
save %sp, -64, %sp
```

```
add %i0, %i1, %l7
```

```
add %l7, %i2, %l7
```


```
ret
```

```
restore %l7, 0, %o0
```

Example: Add Three Variables

caller:

```
    mov     1,   %o0
PC →  mov     2,   %o1
nPC → call    sum3
    mov     3,   %o2
    ...
```



sum3:

```
    save    %sp, -64, %sp
    add     %i0, %i1, %l7
    add     %l7, %i2, %l7
    ret
    restore %l7,  0, %o0
```

Example: Add Three Variables

caller:

mov 1, %o0

mov 2, %o1

PC → call sum3

nPC → mov 3, %o2

...

sum3:

save %sp, -64, %sp

add %i0, %i1, %l7

add %l7, %i2, %l7

ret

restore %l7, 0, %o0

Example: Add Three Variables

caller:

mov 1, %o0

mov 2, %o1

PC → call sum3

nPC → mov 3, %o2

...

sum3:

save %sp, -64, %sp

add %i0, %i1, %l7

add %l7, %i2, %l7


ret

restore %l7, 0, %o0

Example: Add Three Variables

caller:

```
mov    1,  %o0  
mov    2,  %o1  
call   sum3  
PC →  mov    3,  %o2
```



...

sum3:

```
nPC → save    %sp, -64, %sp  
      add     %i0, %i1, %l7  
      add     %l7, %i2, %l7  
      ret  
      restore %l7,  0, %o0
```

Example: Add Three Variables

caller:

```
mov    1,  %o0  
mov    2,  %o1  
call   sum3  
mov    3,  %o2
```

...


sum3:

```
nPC → save    %sp, -64, %sp  
      add     %i0, %i1, %l7  
      add     %l7, %i2, %l7  
      ret  
      restore %l7,  0, %o0
```

Example: Add Three Variables

caller:

```
mov    1,   %o0  
mov    2,   %o1  
call   sum3  
mov    3,   %o2
```



...

sum3:

```
PC → save    %sp, -64, %sp  
nPC → add    %i0, %i1, %l7  
      add    %l7, %i2, %l7  
      ret  
      restore %l7,    0, %o0
```

Example: Add Three Variables

caller:

mov 1, %o0

mov 2, %o1

call sum3

mov 3, %o2

...

sum3:


PC save %sp, -64, %sp

nPC add %i0, %i1, %l7

add %l7, %i2, %l7

ret

restore %l7, 0, %o0



Example: Add Three Variables

caller:

```
mov    1,    %o0  
mov    2,    %o1  
call   sum3  
mov    3,    %o2  
...
```


Delayed-Transfer:

call is placed in front of **mov 3**,
but it's executed after **mov 3**.

sum3:

```
PC → save    %sp, -64, %sp  
nPC → add    %i0, %i1, %l7  
      add    %l7, %i2, %l7  
      ret  
      restore %l7,    0, %o0
```

caller's window




caller:

```
mov    1,    %o0
mov    2,    %o1
call   sum3
mov    3,    %o2
...
```

sum3:

```
PC → save    %sp, -64, %sp
nPC → add    %i0, %i1, %l7
      add    %l7, %i2, %l7
      ret
      restore %l7,    0, %o0
```

sum3's window




caller:

```
mov 1, %o0
mov 2, %o1
call sum3
mov 3, %o2
...
```

sum3:

```
PC → save %sp, -64, %sp
nPC → add %i0, %i1, %l7
      add %l7, %i2, %l7
      ret
      restore %l7, 0, %o0
```

caller's window




caller:

```
mov 1, %o0
mov 2, %o1
call sum3
mov 3, %o2
...
```

sum3:

```
PC save %sp, -64, %sp
nPC add %i0, %i1, %l7
add %l7, %i2, %l7
ret
restore %l7, 0, %o0
```

sum3's window




caller:

```
mov 1, %o0
mov 2, %o1
call sum3
mov 3, %o2
...
```

sum3:

```
PC → save %sp, -64, %sp
nPC → add %i0, %i1, %l7
      add %l7, %i2, %l7
      ret
      restore %l7, 0, %o0
```

sum3's window



caller:

```
mov 1, %o0
mov 2, %o1
call sum3
mov 3, %o2
...
```

sum3:

```
save %sp, -64, %sp
PC → add %i0, %i1, %l7
nPC → add %l7, %i2, %l7
ret
restore %l7, 0, %o0
```

sum3's window


...		%i0: 1	%l7: 3	...
		%i1: 2		
		%i2: 3		

caller:

```
mov 1, %o0
mov 2, %o1
call sum3
mov 3, %o2
...
```

sum3:

```
save %sp, -64, %sp
add %i0, %i1, %l7
add %l7, %i2, %l7
ret
restore %l7, 0, %o0
```



sum3's window

...		%i0: 1	%l7: 6	...
		%i1: 2		
		%i2: 3		

caller:

```
mov    1,    %o0
mov    2,    %o1
call   sum3
mov    3,    %o2
...
```

sum3:

```
save   %sp, -64, %sp
add    %i0, %i1, %l7
add    %l7, %i2, %l7
PC →  ret
nPC → restore %l7,    0, %o0
```


sum3's window

...					...
		%i0: 1		%l7: 6	
		%i1: 2			
		%i2: 3			

caller:

```
mov 1, %o0
mov 2, %o1
call sum3
mov 3, %o2
```

sum3:

```
save %sp, -64, %sp
add %i0, %i1, %l7
add %l7, %i2, %l7
ret
restore %l7, 0, %o0
```

nPC

...

PC

sum3's window

...					...
		%i0: 6		%l7: 6	
		%i1: 2			
		%i2: 3			

caller:

```
mov    1,    %o0
mov    2,    %o1
call   sum3
mov    3,    %o2
```

sum3:

```
save   %sp, -64, %sp
add    %i0, %i1, %l7
add    %l7, %i2, %l7
ret
restore %l7, 0, %o0
```

nPC


...

PC

Challenges

SPARCV8 has the following unique mechanisms:


- Delayed-transfer instruction
- Register windows



Challenges

SPARCV8 has the following unique mechanisms:

- Delayed-transfer instruction
- Register windows
- Annulled delay instruction



Annulled Instruction

```
foo:
    beq bar
    xxx
    yyy
    yyy
    ...


bar:
    xxx
    xxx
    xxx
    ...
```

Annulled Instruction


```
foo:
    beq bar
    xxx
    yyy
    yyy
    ...

bar:
    xxx
    xxx
    xxx
    ...
```



Annulled Instruction




Annulled Instruction




Annulled Instruction



Annulled Instruction




Annulled Instruction



Challenges

SPARCV8 has the following unique mechanisms:


- Delayed-transfer instruction
- Register windows
- Annulled delay instruction



Challenges

SPARCV8 has the following unique mechanisms:

- Delayed-transfer instruction
- Register windows
- Annulled delay instruction
- Delayed-write mechanism



Delayed-Write

foo:

wr y 0x22

xxx

xxx

xxx

xxx

...



Delayed-Write

foo:

wr is placed here

wr y 0x22

XXX

XXX

XXX

but it is executed here

XXX

...

...


y register



Challenges

SPARCV8 has the following unique mechanisms:


- Delayed-transfer instruction
- Register windows
- Annulled delay instruction
- Delayed-write mechanism



Challenges

SPARCV8 has the following unique mechanisms:

- Delayed-transfer instruction
- Register windows
- Annulled delay instruction
- Delayed-write mechanism
- User mode and supervisor mode
- A variety of traps



Trap and Mode

```
foo:  
    ld r0 0x123  
    ...  
    ticc 5  
    ...  
    save  
    ...
```

Trap and Mode

foo:

may cause
an error

ld r0 0x123

...

ticc 5

...

save

...

Trap and Mode

foo:

may cause
an error

ld r0 0x123

...

system call

ticc 5

...

save

...

Trap and Mode

foo:

may cause
an error

ld r0 0x123

...

system call

ticc 5

...

may cause
an exception

save

...

Trap and Mode

foo:

may cause
an error

ld r0 0x123

system call

...
ticc 5


may cause
an exception

...
save

...

an interrupt

Trap and Mode




Trap and Mode



Challenges

SPARCV8 has the following unique mechanisms:

- ❑ Delayed-transfer instruction
- ❑ Register windows
- ❑ Annulled delay instruction
- ❑ Delayed-write mechanism
- ❑ User mode and supervisor mode
- ❑ A variety of traps



Outline

Outline

□ Modeling SPARCV8 ISA

- Syntax
- Operational Semantics
- Machine State

Syntax

			<u>SPARC instructions</u>
(SparcIns)	i	$::=$ bicca η β save rs α rd ticc η γ restore rs α rd rett β wr rd α ς ...	
(OpExp)	α	$::=$ r w	<u>operand expressions</u>
(AddrExp)	β	$::=$ α r + α	<u>address expressions</u>
(TrapExp)	γ	$::=$ α r + α	<u>trap expressions</u>
(Word)	w	\in Int32	<u>32-bit integers</u>
(GenReg)	r	$::=$ r0 ... r31	<u>general registers</u>
(TestCond)	η	$::=$ al nv ne eq ...	<u>test conditions</u>
(Symbol)	ς	$::=$ psr wim tbr y asr	<u>symbol registers</u>
(AsReg)	asr	$::=$ asr0 ... asr31	<u>ancillary state registers</u>

Syntax in Coq

Inductive SparcIns: Type :=

| bicca: TestCond -> AddrExp -> SparcIns

| jmpl: AddrExp -> GenReg -> SparcIns

| ld: AddrExp -> GenReg -> SparcIns

| st: GenReg -> AddrExp -> SparcIns

| save: GenReg -> OpExp -> GenReg -> SparcIns

| restore: GenReg -> OpExp -> GenReg -> SparcIns

| ticc: TestCond -> TrapExp -> SparcIns

| rett: AddrExp -> SparcIns

| rd: Symbol -> GenReg -> SparcIns

| wr: GenReg -> OpExp -> Symbol -> SparcIns

| ...

Syntax in Coq

Inductive Symbol: Type :=

| psr: Symbol

| wim: Symbol

| tbr: Symbol

| y: Symbol

| Sasr: AsReg -> Symbol.

Inductive GenReg: Type :=

| r0: GenReg

| ...

Inductive AsReg: Type :=

| asr0: AsReg

| ...

Inductive AddrExp: Type :=

| Ao: OpExp -> AddrExp

| Aro: GenReg -> OpExp -> AddrExp.

Inductive TrapExp: Type :=

| Tr: GenReg -> TrapExp

| Trr: GenReg -> GenReg -> TrapExp

| Trw: GenReg -> Word -> TrapExp

| Tw: Word -> TrapExp.

Inductive OpExp: Type :=

| Or: GenReg -> OpExp

| Ow: Word -> OpExp.

...

Machine State

Machine State

world


Machine State

state


world

code heap pair


Machine State




Machine State




Machine State



Machine State



Machine State



Machine State

(World) $W ::= (\Delta, S)$

(RState) $Q ::= (R, F)$

(CodePair) $\Delta ::= (C_u, C_s)$

(RegFile) $R \in \text{RegName} \rightarrow \text{Word}$

(CodeHeap) $C \in \text{Label} \rightarrow \text{SparcIns}$

(RegName) $q ::= r \mid \varsigma \mid \text{pc} \mid \text{npc} \mid \kappa \mid \tau$

(Label) $l \in \text{Word}$

(FrameList) $F ::= \text{nil} \mid f :: F$

(State) $S ::= (\Phi, Q, D)$

(Frame) $f ::= [w_0, \dots, w_7]$

(MemPair) $\Phi ::= (M_u, M_s)$

(Memory) $M \in \text{Address} \rightarrow \text{Word}$

(Address) $a \in \text{Word}$

Machine State in Coq

Definition RegFile := RegMap.t Word.

Definition Frame: Type := list Word.

Definition FrameList: Type := list Frame.

Definition DelayCycle := nat.

Definition DelayItem: Type := DelayCycle * Symbol * Word.

Definition DelayList: Type := list DelayItem.

Definition RState: Type := RegFile * FrameList.

Definition Memory := WordMap.t (option Word).

Definition CodeHeap := WordMap.t (option SparcIns).

Definition CodePair: Type := CodeHeap * CodeHeap.

Definition MemPair: Type := Memory * Memory.

Definition State: Type := MemPair * RState * DelayList.

Definition World: Type := CodePair * State.

Operational Semantics

Operational Semantics



Operational Semantics

$$(M, R) \xrightarrow{i} (M', R')$$

Simple Instructions



Operational Semantics

$$(M, R) \xrightarrow{i} (M', R')$$

similar to x86

Simple Instructions



Operational Semantics

similar to x86

$(M, R) \xrightarrow{i} (M', R')$

Simple Instructions

$(M, Q, D) \xrightarrow{i} (M', Q', D')$

Window Registers
and Delayed Write



Operational Semantics

similar to x86

$(M, R) \xrightarrow{i} (M', R')$

Simple Instructions

$(M, Q, D) \xrightarrow{i} (M', Q', D')$

Window Registers
and Delayed Write

$C \vdash (M, Q, D) \bullet \longrightarrow (M', Q', D')$

Executing Delay and
Handling Annulling Flag



Operational Semantics

similar to x86

$$(M, R) \xrightarrow{i} (M', R')$$

Simple Instructions

$$(M, Q, D) \xrightarrow{i} (M', Q', D')$$

Window Registers
and Delayed Write

$$C \vdash (M, Q, D) \xrightarrow{\bullet} (M', Q', D')$$

Executing Delay and
Handling Annulling Flag

$$\Delta \vdash S \xrightarrow{e} S'$$

Interrupts, Traps
and Mode Switch



Operational Semantics

Operational Semantics

save the value of pc to register r_d

$[[\beta]]_R = w$ $\text{word_aligned}(w)$ $\text{save_pc}(r_d, R) = R'$

JMPL


$(M, R) \xrightarrow{\text{jmpl } \beta \ r_d} (M, \text{djmp}(w, R'))$

```
-----  
| ... |  
| call sum3 |  
| ... |  
|-----|
```

Operational Semantics

save the value of pc to register rd

$$\frac{[[\beta]]_R = w \quad \text{word_aligned}(w) \quad \text{save_pc}(r_d, R) = R'}{\text{JMPL}}$$

$$(M, R) \xrightarrow{\text{jmpl } \beta \ r_d} (M, \text{djmp}(w, R'))$$


$$\text{dec_win}(R, F) = (R', F') \quad [[a]]_R = a$$

$$R'' = R' \{r_d \rightarrow [[r_s]]_R + a\}$$

SAVE

$$(M, (R, F), D) \xrightarrow{\text{save } r_s \ a \ r_d} (M', (\text{next}(R''), F'), D)$$

Operational Semantics

save the value of pc to register r_d

$[[\beta]]_R = w$ $\text{word_aligned}(w)$ $\text{save_pc}(r_d, R) = R'$

JMPL

$(M, R) \xrightarrow{\text{jmpl } \beta \ r_d} (M, \text{djmp}(w, R'))$

```
-----  
| ... |  
| call sum3 |  
| ... |  
|-----|
```

$\text{dec_win}(R, F) = (R', F')$ $[[a]]_R = a$

$R'' = R' \{r_d \rightarrow [[r_s]]_R + a\}$

SAVE

$(M, (R, F), D) \xrightarrow{\text{save } r_s \ a \ r_d} (M', (\text{next}(R''), F'), D)$

```
-----  
| ... |  
| save %sp, -64, %sp |  
| ... |  
|-----|
```

Operational Semantics

save the value of pc to register rd

$[[\beta]]_R = w$ $\text{word_aligned}(w)$ $\text{save_pc}(r_d, R) = R'$

JMPL

$(M, R) \xrightarrow{\text{jmpl } \beta \ r_d} (M, \text{djmp}(w, R'))$

```

|-----|
| ...   |
| call sum3 |
| ...   |
|-----|
  
```

$\text{dec_win}(R, F) = (R', F')$ $[[a]]_R = a$

$R'' = R' \{r_d \rightarrow [[r_s]]_R + a\}$

SAVE

$(M, (R, F), D) \xrightarrow{\text{save } r_s \ a \ r_d} (M', (\text{next}(R''), F'), D)$

```

|-----|
| ...   |
| save %sp, -64, %sp |
| ...   |
|-----|
  
```

Operational Semantics

save the value of pc to register r_d

$[[\beta]]_R = w$ $\text{word_aligned}(w)$ $\text{save_pc}(r_d, R) = R'$

JMPL

$(M, R) \xrightarrow{\text{jmpl } \beta \ r_d} (M, \text{djmp}(w, R'))$

```
-----  
| ... |  
| call sum3 |  
| ... |  
|-----|
```

$\text{dec_win}(R, F) = (R', F')$ $[[a]]_R = a$

$R'' = R' \{r_d \rightarrow [[r_s]]_R + a\}$

SAVE

$(M, (R, F), D) \xrightarrow{\text{save } r_s \ a \ r_d} (M', (\text{next}(R''), F'), D)$

```
-----  
| ... |  
| save %sp, -64, %sp |  
| ... |  
|-----|
```

Others can be found in our paper or technical report.

Operational Semantics in Coq

Inductive ArrowB:

Memory * RState * DelayList ->

SparcIns ->

Memory * RState * DelayList ->

Prop :=

| MR:

forall i M R M' R' F D,

ArrowA (M,R) i (M',R') ->

ArrowB (M,(R,F),D) i (M',(R',F'),D)

| Save:

forall ri o rj i a M R R' R'' F F' D,

i = save ri o rj ->

dec_win (R,F) = Some (R',F') ->

eval_OpExp o R = Some a ->

R'' = R'#rj <- ((R#ri) +_i a) ->

ArrowB (M,(R,F),D) i (M,(next R'',F'),D)

| Restore:

forall ri o rj i a M R R' R'' F F' D,

i = restore ri o rj ->

inc_win (R,F) = Some (R',F') ->

eval_OpExp o R = Some a ->

R'' = R'#rj <- ((R#ri) +_i a) ->

ArrowB (M,(R,F),D) i (M,(next R'',F'),D)

| Rett:

forall addr i w M R R' F F' D,

i = rett addr ->

trap_disabled_R R ->

sup_mode_R R ->

eval_AddrExp addr R = Some w ->

word_aligned_R w ->

rett_f (R,F) = Some (R',F') ->

ArrowB (M,(R,F),D) i (M,(djmp w R',F'),D)

Outline

□ Modeling SPARCV8 ISA

- Syntax
- Operational Semantics
- Machine State

Outline

□ Modeling SPARCV8 ISA

- Syntax
- Operational Semantics
- Machine State

□ Properties of the Model

- Determinacy Property
- Isolation Property


Properties

Properties

Theorem 1 (Determinacy)

S

S



two executions
start from the
same initial states

Properties

Theorem 1 (Determinacy)



two executions
start from the
same initial states

both of them
produce the same
sequence of traps

Properties

Theorem 1 (Determinacy)



two executions
start from the
same initial states

both of them
produce the same
sequence of traps

they should arrive
at the same
final states.

Properties

Theorem 1 (Determinacy)

$$\begin{array}{ccccccc} S & \xrightarrow{e} & S_1' & \xrightarrow{\perp} & \dots & \xrightarrow{e'} & S_1'' \xrightarrow{\perp} & S_1 \\ & & & & & & & \parallel \\ S & \xrightarrow{e} & S_2' & \xrightarrow{\perp} & \dots & \xrightarrow{e'} & S_2'' \xrightarrow{\perp} & S_2 \end{array}$$

If $\Delta \vdash S \xrightarrow{E}^* S_1$, $\Delta \vdash S \xrightarrow{E}^* S_2$, then $S_1 = S_2$.

where $\Delta \vdash S \xrightarrow{E}^* S'$ is defined as:

$$\exists n, \Delta \vdash S \xrightarrow{E}^n S'.$$

Properties

Properties

Theorem 2 (In User Mode)

If $\Delta \vdash S \bullet \xrightarrow{n} S'$, then $\text{usr_mode}(S')$.

where $\Delta \vdash S \bullet \xrightarrow{n} S' \dots$

Properties

Theorem 2 (In User Mode)

If $\Delta \vdash S \bullet \xrightarrow{n} S'$, then $\text{usr_mode}(S')$.
where $\Delta \vdash S \bullet \xrightarrow{n} S' \dots$

the conditions we need
to maintain to keep the
system in the user mode

Properties

shows the sufficiency
of that definition

Theorem 2 (In User Mode)

If $\Delta \vdash S \bullet \xrightarrow{n} S'$, then $\text{usr_mode}(S')$.

where $\Delta \vdash S \bullet \xrightarrow{n} S' \dots$

the conditions we need
to maintain to keep the
system in the user mode

Properties

Properties

Theorem 3 (Write Isolation)

If $\Delta \vdash S \bullet \xrightarrow{n} S'$, then $\text{sup_part_eq}(S', S')$.

Properties

Theorem 3 (Write Isolation)

If $\Delta \vdash S \xrightarrow{n} S'$, then $\text{sup_part_eq}(S', S)$.

The system does not modify
the resource that belongs
to the supervisor mode

Properties

Properties

Theorem 4 (Read Isolation)

If $\text{usr_code_eq}(\Delta_1, \Delta_2)$, $\text{usr_state_eq}(S_1, S_2)$,
 $\Delta_1 \vdash S_1 \bullet \xrightarrow{n} S_1'$, $\Delta_2 \vdash S_2 \bullet \xrightarrow{n} S_2'$, then
 $\text{usr_state_eq}(S_1', S_2')$.

Properties

Theorem 4 (Read Isolation)

If $\text{usr_code_eq}(\Delta_1, \Delta_2)$, $\text{usr_state_eq}(S_1, S_2)$,
 $\Delta_1 \vdash S_1 \bullet \xrightarrow{n} S_1'$, $\Delta_2 \vdash S_2 \bullet \xrightarrow{n} S_2'$, then
 $\text{usr_state_eq}(S_1', S_2')$.

The system is only affected
by part of the state

Properties in Coq

Theorem Determinacy:

forall n E CP S S1 S2,
ArrowT CP S E n S1 ->
ArrowT CP S E n S2 ->
S1 = S2.

Theorem InUserMode:

forall CP S n S',
ArrowWR CP S n S' ->
usr_mode_S S'.

Theorem WriteIsolation:

forall CP S n S',
ArrowWR CP S n S' ->
sup_mem_eq S S'.

Theorem ReadIsolation:

forall n CP1 CP2 S1 S1' S2 S2',
usr_code_eq CP1 CP2 \wedge
low_eq S1 S2 ->
ArrowWR CP1 S1 n S1' \wedge
ArrowWR CP2 S2 n S2' ->
low_eq S1' S2'.

Outline

□ Modeling SPARCV8 ISA

- Syntax
- Operational Semantics
- Machine State

□ Properties of the Model

- Determinacy Property
- Isolation Property

Outline

□ Modeling SPARCV8 ISA

- Syntax
- Operational Semantics
- Machine State

□ Properties of the Model

- Determinacy Property
- Isolation Property

□ Verifying a Window Overflow Trap Handler

Verifying a Window Overflow Trap Handler

Verifying a Window Overflow Trap Handler

```
|window overflow:
|  mov  %wim,  %l3
|  mov  %g1,   %l7
|  srl  %l3,   1,  %g1
|  sll  %l3,   N-1, %l4
|  or   %l4,   %g1, %g1
|  save
|  mov  %g1,  %wim
|  nop
|  nop
|  nop
|  st   %l0,  [%sp+0]
|  ...
|  st   %i7,  [%sp+60]
|  restore
|  mov  %l7,  %g1
|  jmp  %l1
|  rett %l2
```

Verifying a Window Overflow Trap Handler

```
|window overflow:
|  mov  %wim, %l3
|  mov  %g1,  %l7
|  srl  %l3,  1,  %g1
|  sll  %l3,  N-1, %l4
|  or   %l4,  %g1, %g1
|  save
|  mov  %g1, %wim
|  nop
|  nop
|  nop
|  st   %l0, [%sp+0]
|  ...
|  st   %i7, [%sp+60]
|  restore
|  mov  %l7, %g1
|  jmp  %l1
|  rett %l2
```

- $\text{overflow_pre_cond}(W) ==$
next window is not available $\wedge \dots$
- $\text{overflow_post_cond}(W) ==$
next window is available $\wedge \dots$

Verifying a Window Overflow Trap Handler

```
|window overflow:
|  mov  %wim, %l3
|  mov  %g1,  %l7
|  srl  %l3,  1,  %g1
|  sll  %l3,  N-1, %l4
|  or   %l4,  %g1, %g1
|  save
|  mov  %g1, %wim
|  nop
|  nop
|  nop
|  st   %l0, [%sp+0]
|  ...
|  st   %i7, [%sp+60]
|  restore
|  mov  %l7, %g1
|  jmp  %l1
|  rett %l2
```

- $\text{overflow_pre_cond}(W) ==$
next window is not available $\wedge \dots$
- $\text{overflow_post_cond}(W) ==$
next window is available $\wedge \dots$

Verifying a Window Overflow Trap Handler

```
|window overflow:
|  mov  %wim,  %l3
|  mov  %g1,   %l7
|  srl  %l3,   1,  %g1
|  sll  %l3,   N-1, %l4
|  or   %l4,   %g1, %g1
|  save
|  mov  %g1,  %wim
|  nop
|  nop
|  nop
|  st   %l0,  [%sp+0]
|  ...
|  st   %i7,  [%sp+60]
|  restore
|  mov  %l7,  %g1
|  jmp  %l1
|  rett %l2
```

- $\text{overflow_pre_cond}(W) ==$
next window is not available $\wedge \dots$
- $\text{overflow_post_cond}(W) ==$
next window is available $\wedge \dots$

- **Theorem 5 (Correctness of the Window
Overflow Trap Handler)**

If $\text{overflow_pre_cond}(\Delta, S)$, then for all S' and E , if $\Delta \vdash S \xrightarrow{30} S'$, then $\text{overflow_post_cond}(\Delta, S')$ and $\text{no_trap_event}(E)$.

Verifying a Window Overflow Trap Handler

```
-----  
| window overflow: |  
|   mov    %wim,  %l3 |  
|   mov    %g1,   %l7 |  
|   srl   %l3,    1,  %g1 |  
|   sll   %l3,   N-1, %l4 |  
|   or    %l4,   %g1, %g1 |  
|   save |  
|   mov   %g1,  %wim |  
|   nop |  
|   nop |  
|   nop |  
|   st   %l0, [%sp+0] |  
|   ... |  
|   st   %i7, [%sp+60] |  
|   restore |  
|   mov  %l7,  %g1 |  
|   jmp  %l1 |  
|   rett %l2 |  
|-----|
```

- $\text{overflow_pre_cond}(W) ==$
next window is not available $\wedge \dots$
- $\text{overflow_post_cond}(W) ==$
next window is available $\wedge \dots$
- Theorem 5 (Correctness of the Window
Overflow Trap Handler)
If $\text{overflow_pre_cond}(\Delta, S)$, then for all S' and
E, if $\Delta \vdash S \xrightarrow{30} S'$, then overflow_post_
 $\text{cond}(\Delta, S')$ and $\text{no_trap_event}(E)$.

Details can be found in our
paper or technical report.

Summary

Summary

SPARCV8 ISA

Summary


SPARCV8 ISA



Determinacy &
Isolation Properties

Summary

SPARCV8 ISA




Determinacy &
Isolation Properties



Verified a Window
Overflow Trap Handler

Summary



Thank you !